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Abstract| The noise properties of silicon
and SiGe bipolar technologies at identical de-
sign rules are evaluated by theory and by ex-
perimental LNAs designed for the frequen-
cies of 2 GHz, 6 GHz, and 10 GHz. For a fair
comparison the same circuit principle is used
for all six LNAs, with gain of about 20 dB or
above, suitable for the applications in wireless
communications.
I. INTRODUCTION
During the last years silicon-based bipolar tech-
nologies with highly improved RF performance have
been developed. This is on one hand the new fam-
ily of Si/SiGe bipolar technologies, on the other hand
the well known silicon bipolar technologies have been
scaled for lower parasitics and higher operating fre-
quencies. In this work dierences between silicon ho-
mojunction and Si/SiGe heterojunction devices for
low-noise ampliers are investigated by theory and
by experimental LNAs. First the unique features
of the used IC technologies are described, then the
applied design principles are discussed. Finally the
achieved experimental results are given and com-
pared with the state of the art.
II. SILICON AND SIGE TECHNOLOGIES
The LNAs have been implemented in advanced sil-
icon and SiGe bipolar technologies [1, 2], both with
double-polysilicon self-aligned emitter base congu-
ration and with eective emitter width of 0.25m.
Both technologies use a lithography with 0.5m min-
imum feature size and 4 layer metallization scheme.
The main dierence between these two technolo-
gies is found in the formation of the active base:
The base of the silicon transistors is formed by low-
energy ion implantation with subsequent diusion
using rapid thermal processing. The resulting base
width is only 50 nm with sheet resistance of 12 kΩ/2.
Transit frequency of 52 GHz, maximum oscillation
frequency of 65 GHz, and ECL gate delay of 12 ps
are achieved. The base of the SiGe transistors is
formed by selective epitaxial growth with maximum
Ge content of 15 %. The Ge content is graded lin-
early across the base layer of 50 nm thickness. The
intrinsic base sheet resistance is 4 kΩ=2, the transit
frequency is 80 GHz, the maximum oscillation fre-
quency is 97 GHz, and minimum gate delay of 8 ps
(CML) is measured. Fig. 1 shows the schematic cross
section of the transistors, the main transistor param-
eters for both technologies are summarized in Ta-
ble 1.
III. CIRCUIT DESIGN
The circuit (see Fig. 2) consists of the input stage
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Fig. 2. Simplied circuit diagram for all LNAs.
in common-emitter conguration, the cascode stage
for reduction of the Miller eect due to the base col-
lector capacitance CBC , the load realized as parallel
resonance circuit, the output emitter follower stage,
and the bias network enabling low supply voltages
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Fig. 1. Schematic cross section of the transistors.
Table 1. Main transistor parameters of the Si and SiGe technologies.
technology Si SiGe
min. lithographic feature size 0.5m
max. cut-o frequency fT 52 GHz 80 GHz
max. oscillation frequency fmax 65 GHz 97 GHz
min. gate delay d 12 ps (ECL) 8 ps (CML)
down to 2.4 V. The noise gure is mainly determined
by the input stage. In order to achieve the minimum
noise enabled by the technology, the emitter length
lE of the input transistor has to be carefully scaled
to get the optimum base resistance for the desired
frequency band and for a 50 Ω source impedance. In
this way the 50 Ω noise gure NF50 is close to the
minimum noise gure NFmin. In addition, the col-
lector bias current is set for minimizing the noise
gure. The noise behavior is described on base of
the transistor parameters and the model in Fig. 3 by
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(1)
 is the DC current gain, Rb is the base resistance,
Z is the source impedance, gm is the transconduc-
tance, and C is the input capacitance, formed by
the parasitic transistor capacitance and the diusion
capacitance (C = CP + gmF ). This reduces for low
frequencies f<< fT and ICOPT = UT
p
=Z to
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1
p

+
Rb
Z
: (2)
Thus most important transistor parameters for the
optimization of the circuits are the total base resis-
tance Rb and the current gain .
Expression 2 shows the potential of SiGe technolo-
gies which can have a lower base sheet resistance and
a higher current gain . However the term 1/
p
 is
already rather small for advanced silicon technologies
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Fig. 3. Noise model for a single transistor stage.
(  100). The total base resistance Rb, consisting
of internal and external base resistance is for the here
used small emitter widths dominated by the exter-
nal base resistance which is about the same for both
technologies. So the much lower base sheet resistance
of the SiGe technology has minor importance for the
total Rb[3].
For high frequencies the parasitic transistor ca-
pacitance (CP  CBE) is getting more important.
The circuits were optimized under the assumption
that P = Rb CP is constant for a xed transistor
geometry and for large emitter lengths (lE >>wE).
This constant should be as small as possible. In or-
der to minimize this constant P of the parasitics,
the conguration and layout of the input transistor
is chosen to be base-emitter-base-collector (BEBC).
The assumption that P is constant and an optimi-
sation leads to the conclusion, the optimal emitter
length decreases with increasing frequency for opti-
mal noise matching.
With rising frequency the forward transit time F
takes more and more influence to the noise gure.
The lower forward transit time F ist the main ad-
vantage of SiGe technologies for low-noise ampliers
at high frequencies. This advantage is reinforced by
the somewhat lower parasitic time constant P of
SiGe technologies.
IV. RESULTS
The noise gure NF50 and the gain have been
measured on wafer for the 6 GHz and 10 GHz de-
signs. The 2 GHz designs were measured on mounted
chips. A photograph of the 2 GHz SiGe LNA is
shown in Fig. 4. Fig. 5 gives the comparison of the
Fig. 4. Chip photograph of the 2 GHz LNA.
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Fig. 5. Experimental results for the 2 GHz LNAs.
NF50 and gain values for the two 2 GHz designs. The
SiGe circuit has advantages in gain (34.5 dB for SiGe
vs. 30.7 dB for Si) and noise gure NF50 (0.8 dB for
SiGe vs. 1.0 dB for Si). At 2 GHz there is a rather
small dierence for Si and SiGe designs. This is in
agreement with the expectations mentioned before.
The SiGe results are 1.3 dB at 6.2 GHz, and 2 dB at
10.5 GHz with high gains of 31 dB, and 26 dB, respec-
tively. For silicon, noise gures of 1.8 dB for 5.6 GHz
and 2.8 dB for 9.5 GHz with gain of 26 dB, and 21 dB
are achieved. The measured results are summarized
in Tab. 2. As can be expected from the designs
with identical transistor conguration and size the
power consumption for the two dierent technologies
is nearly the same. At frequencies where the gain is
getting small higher biasing for silicon technologies
leads to larger power consumption.
Fig. 6 compares the state of the art [4{10] with
the obtained results. Mainly due to the dierence in
the forward transit time the slope is dierent for the
two technologies.
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Fig. 6. Noise gure NF vs. frequency. Comparison
of the presented noise results with the state of
art for silicon-based bipolar technologies.
V. CONCLUSIONS
The noise properties of advanced silicon and SiGe
bipolar technologies have been evaluated by mono-
lithic LNAs for the frequencies of 2 GHz, 6 GHz, and
10 GHz. The circuits have been designed using a con-
ventional circuit principle and precise input match-
ing for the technologies.
The noise gures of 0.8 dB for 1.8 GHz, 1.3 dB for
6.2 GHz, and 2 dB for 10.5 GHz with high gains of
34 dB, 31 dB, and 26 dB, respectively, are setting a
new state of art for SiGe technologies. For silicon the
noise gures of 1 dB for 1.6 GHz, 1.8 dB for 5.6 GHz
and 2.8 dB for 9.5 GHz with somewhat lower but still
comfortable gains of 31 dB, 26 dB, and 21 dB are set-
ting the new state of art. The results prove the in-
creasing advantage of SiGe over Si with rising fre-
Table 2. Summary of the technical data of all LNAs.
Frequency band 2 GHz 6 GHz 10 GHz
Technology (0.5m) Si SiGe Si SiGe Si SiGe
Center frequency 1.6 GHz 1.75 GHz 5.6 GHz 6.2 GHz 9.5 GHz 10.5 GHz
50 Ω noise gure 1.0 dB 0.8 dB 1.8 dB 1.3 dB 2.8 dB 2.0 dB
Gain (jS21j2) 31 dB 34 dB 26 dB 31 dB 21 dB 26 dB
Power dissipation 22.8 mW 26.4 mW 31.3 mW 30.3 mW 36.5 mW 26.6 mW
Measurement on mounted chips on wafer
quency. Due to the fact that silicon bipolar tech-
nologies are still in development a further reduction
of noise gure is to be expected, and looking to the
high gain achieved at 10 GHz, an extension to higher
frequencies especially for LNAs in SiGe technologies
is to be expected, too.
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